

SLOS634A - MARCH 2009 - REVISED AUGUST 2009

## CLASS-G DIRECTPATH™ STEREO HEADPHONE AMPLIFIER

Check for Samples: TPA6141A2

#### **FEATURES**

- TI Class-G Technology Significantly Prolongs Battery Life and Music Playback Time
  - 0.6 mA / Ch Quiescent Current
  - 50% to 80% Lower Quiescent Current Than Ground-Referenced Class-AB Headphone Amplifiers
- DirectPath<sup>TM</sup> Technology Eliminates Large Output DC-Blocking Capacitors
  - Outputs Biased at 0 V
  - Improves Low Frequency Audio Fidelity
- Active Click and Pop Suppression
- Fully Differential Inputs Reduce System Noise
  - Also Configurable as Single-Ended Inputs
- SGND Pin Eliminates Ground Loop Noise
- Wide Power Supply Range: 2.5 V to 5.5 V
- 100 dB Power Supply Noise Rejection
- Built-in Input Low Pass Filter
- Gain Settings: 0 dB and 6dB
- Short-Circuit Current Limiter
- Thermal-Overload Protection
- ±8 kV HBM ESD Protected Outputs
- 0,4 mm Pitch, 1,6 mm × 1,6 mm 16-Bump WCSP (YFF) Package

#### **APPLICATIONS**

- Cellular Phones / Music Phones
- Smart Phones
- Portable Media / MP3 Players
- Portable CD / DVD Players


#### DESCRIPTION

The TPA6141A2 (also known as TPA6141) is a Class-G DirectPath™ stereo headphone amplifier with selectable gain. Class-G technology maximizes battery life by adjusting the voltage supplies of the headphone amplifier based on the audio signal level. At low level audio signals, the internal supply voltage reduced to minimize power dissipation. DirectPath<sup>TM</sup> technology eliminates external DC-blocking capacitors.

The device features fully differential inputs with an integrated low pass filter to reduce system noise pickup between the audio source and the headphone amplifier and to reduce DAC out-of-band noise. The high power supply noise rejection performance and differential architecture provides increased RF noise immunity. For single-ended input signals, connect INL+ and INR+ to ground.

The device operates from a 2.5 V to 5.5 V supply voltage. Class-G operation keeps total supply current below 5.0 mA while delivering 500  $\mu$ W per channel into 32  $\Omega$ . Shutdown mode reduces the supply current to less than 3  $\mu$ A and is activated through the EN pin.

The device has built-in pop suppression circuitry to completely eliminate disturbing pop noise during turn-on and turn-off. The amplifier outputs have short-circuit and thermal-overload protection along with ±8 kV HBM ESD protection, simplifying end equipment compliance to the IEC 61000-4-2 ESD standard.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Class-G DirectPath, DirectPath are trademarks of Texas Instruments.






This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


#### **FUNCTIONAL BLOCK DIAGRAM**





#### **DEVICE PINOUT**

#### WCSP PACKAGE (TOP VIEW)



#### **TERMINAL FUNCTIONS**

TERMINAL INPUT /			
NAME	BALL WCSP	OUTPUT / POWER (I/O/P)	DESCRIPTION
INL-	A4	I	Inverting left input for differential signals. Connect to left input signal through 1 µF capacitor for single-ended input applications.
INL+	B4	I	Non-inverting left input for differential signals. Connect to ground through 1 $\mu$ F capacitor for single-ended input applications.
INR+	C4	I	Non-inverting right input for differential signals. Connect to ground through 1 µF capacitor for single-ended input applications.
INR-	D4	I	Inverting right input for differential signals. Connect to right input signal through 1 µF capacitor for single-ended input applications.
SGND	C3	I.	Sense ground. Connect to shield terminal of headphone jack.
EN	D1	I	Amplifier enable. Connect to logic low to shutdown; connect to logic high to activate.
GAIN	D2	I	Amplifier gain select pin. Connect to logic low to select a gain of 0 dB; connect to logic high to select a gain of 6 dB.
OUTL	А3	0	Left headphone amplifier output. Connect to left terminal of headphone jack.
OUTR	D3	0	Right headphone amplifier output. Connect to right terminal of headphone jack.
CPP	B2	Р	Charge pump positive flying cap. Connect to positive side of capacitor between CPP and CPN.
CPN	C1	Р	Charge pump negative flying cap. Connect to negative side of capacitor between CPP and CPN.
SW	A1	Р	Buck converter switching node.
AVDD	A2	Р	Primary power supply for device.
HPVDD	В3	Р	Power supply for headphone amplifier (DC/DC output node).
AGND	B1	Р	Main Ground for headphone amplifiers, DC/DC converter, and charge pump.
HPVSS	C2	Р	Charge pump output. Connect 2.2 µF capacitor to GND.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGED DEVICES (1)	PART NUMBER (2)	SYMBOL
4000 +- 0500	16-ball, WCSP	TPA6141A2YFFR	ASBI
–40°C to 85°C	16-ball, WCSP	TPA6141A2YFFT	ASBI

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

Copyright © 2009, Texas Instruments Incorporated

<sup>(2)</sup> YFF packages are only available taped and reeled. The suffix "R" indicates a reel of 3000, the suffix "T" indicates a reel of 250.



### ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range, T<sub>A</sub> = 25°C (unless otherwise noted)

			VALUE / UNIT	
	Supply voltage, AVDD		-0.3 V to 6.0 V	
	Amplifier supply voltage,	HPVDD	-0.3 V to 2.0 V	
$V_{I}$	Input voltage (INR+, INR	-, INL+, INL-)	–0.3 V to HPV <sub>DD</sub> +0.3 V	
	Control input voltage (EN	-0.3 V to AVDD		
	Output continuous total	See Dissipation Rating Table		
T <sub>A</sub>	Operating free-air tempe	rature range	-40°C to 85°C	
$T_{J}$	Operating junction temperating	erature range	-40°C to 150°C	
T <sub>stg</sub>	Storage temperature ran	ge	–65°C to 85°C	
$R_L$	Minimum load resistance		12 Ω	
	ESD Protection UPM	OUTL, OUTR, SGND	8 kV	
	ESD Protection – HBM	All other pins	2 kV	

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

### DISSIPATION RATINGS TABLE(1) (2)

PACKAGE	T <sub>A</sub> < 25°C POWER RATING	OPERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
YFF (WCSP)	1.25 W	10 mW/°C	800 mW	650 mW

#### RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
$V_{DD}$	Supply voltage, AVDD	2.5	5.5	V	
$V_{IH}$	High-level input voltage	EN, GAIN	1.3		V
$V_{IL}$	Low-level input voltage	EN, GAIN		0.6	V
	Voltage applied to Output; OU	-0.3	3.6		
T <sub>A</sub>	Operating free-air temperature	-40	+85	°C	

Derating factor measured with JEDEC High K board: 1S0P – One signal layer and zero plane layers. See JEDEC Standard 51-3 for Low-K board, JEDEC Standard 51-7 for High-K board, and JEDEC Standard 51-12 for using package thermal information. See JEDEC document page for downloadable copies: http://www.jedec.org/download/default.cfm.

www.ti.com

### **ELECTRICAL CHARACTERISTICS**

 $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITI	MIN	TYP	MAX	UNIT
PSRR	Power supply rejection ratio	AVDD = 2.5 V to 5.5 V, inputs ground	90	105		dB
CMRR	Common mode rejection ratio	HPVDD = 1.3 V to 1.8 V, GAIN = 0 c		68		dB
I <sub>IH</sub>	High-level input current	$AVDD = 2.5 V \text{ to } 5.5 V, V_I = AVDD$			1	μA
I <sub>IL</sub>	Low-level input current	$AVDD = 2.5 V \text{ to } 5.5 V, V_I = 0 V$			1	μA
I <sub>SD</sub>	Shutdown current	EN = 0 V, AVDD = 2.5 V to 5.5 V		1	3	μΑ
		AVDD = 3.6 V HPVDD = 1.3 V, Amp input signal		1.2	2.0	
I <sub>DD</sub>	Total supply current	AVDD = 3.6 V, $P_{OUT}$ = 100 $\mu$ W into 3		2.5		mA
		AVDD = 3.6 V, $P_{OUT}$ = 500 $\mu$ W into 3		4.0		
		AVDD = $3.6 \text{ V}$ , $P_{OUT} = 1 \text{ mW}$ into $32$		6.8		

<sup>(1)</sup> Per channel output power assuming a 10 dB crest factor

### **OPERATING CHARACTERISTICS**

 $AV_{DD} = 3.6 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ , GAIN = 0 dB,  $R_L = 32 \Omega$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		AVDD = 2.7 V, THD = 1%, f = 1 kHz		26		
Po	Output power <sup>(1)</sup> (Outputs in Phase)	AVDD = 2.7 V, THD = 10%, f = 1 kHz		32		mW
		AVDD = 2.7 V, THD = 1%, f = 1 kHz, $R_L = 16\Omega$		25		
TUD.N	Total harmonic distortion plus	$P_O = 10 \text{ mW}$ into 16 $\Omega$ , $f = 1 \text{ kHz}$		0.02%		
THD+N	noise <sup>(2)</sup>	$P_O = 20$ mW into 32 $\Omega$ , $f = 1$ kHz		0.01%		
l.	AC Down cumby rejection ratio	200 mVpp ripple, f = 217 Hz	80	100		٩D
k <sub>SVR</sub>	AC-Power supply rejection ratio	200 mVpp ripple, f = 4 kHz		90		dB
۸	Closed-loop voltage gain (OUT /	GAIN = logic low		0		dB
$A_V$	IN-)	GAIN = logic high		6		dB
$\Delta A_V$	Gain matching	Between left and right channels		1%		
Vos	Output offset voltage	AVDD = 2.5 V to 5.5 V, inputs grounded	0.5	0	0.5	mV
E <sub>N</sub>	Noise output voltage	A-weighted		5.3		$\mu V_{RMS}$
f <sub>BUCK</sub>	Buck converter switching frequency	P <sub>O</sub> = 0.5 mW, f = 1 kHz		600		kHz
ı	Change average average for a fine and a second	P <sub>O</sub> = 0.5 mW, f = 1 kHz		315		1.11-
f <sub>PUMP</sub>	Charge pump switching frequency	P <sub>O</sub> = 15 mW, f = 1 kHz	1260			kHz
	Start-up time from shutdown			5		ms
R <sub>IN,SE</sub>	Single Ended Input impedance	Gain = 6 dB, per input node		13.2		kΩ
R <sub>IN,DF</sub>	Differential input impedance	Gain = 6 dB, per input node		26.4		kΩ
SNR	Signal-to-noise ratio	V <sub>OUT</sub> = 1 V <sub>RMS</sub> , GAIN = 6 dB, no load		105		dB
	The arrest about decree	Threshold		165		°C
	Thermal shutdown	Hysteresis		35		٠.
Z <sub>O,SD</sub>	Output impedance in shutdown	EN = logic low, DC value		8		kΩ
	Input to Output attenuation in shutdown	EN = logic low, f = 1 kHz, V <sub>OUT</sub> = 1 V <sub>RMS</sub>		90		dB
	Crosstalk	P <sub>O</sub> = 15 mW, f = 1 kHz		-80		dB
V <sub>CM</sub>	Input common-mode voltage range		0		1.4	V

<sup>(1)</sup> Per channel output power(2) A-weighted



### **TYPICAL CHARACTERISTICS**

 $T_A = 25$ °C, AVDD ( $V_{DD}$ ) = 3.6 V, GAIN = 0 dB,  $C_{HPVDD} = C_{HPVSS} = 2.2 \ \mu F$ ,  $C_{INPUT} = C_{FLYING} = 1 \ \mu F$ , Outputs out of phase

# QUIESCENT SUPPLY CURRENT vs SUPPLY VOLTAGE




Figure 1.

## TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 2.

## TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 3.

## TOTAL HARMONIC DISTORTION + NOISE vs OUTPUT POWER




Figure 4.

## TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




Figure 5.

## TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




Figure 6.



### TYPICAL CHARACTERISTICS (continued)

 $T_A = 25$ °C, AVDD ( $V_{DD}$ ) = 3.6 V, GAIN = 0 dB,  $C_{HPVDD} = C_{HPVSS} = 2.2 \ \mu F$ ,  $C_{INPUT} = C_{FLYING} = 1 \ \mu F$ , Outputs out of phase

## TOTAL HARMONIC DISTORTION + NOISE




Figure 7.

## vs FREQUENCY

**TOTAL HARMONIC DISTORTION + NOISE** 




Figure 8.

## TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




Figure 9.

## TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY




Figure 10.

## OUTPUT POWER PER CHANNEL vs SUPPLY VOLTAGE




Figure 11.

## OUTPUT POWER PER CHANNEL VS SUPPLY VOLTAGE




Figure 12.



### **TYPICAL CHARACTERISTICS (continued)**

 $T_{A}=25^{\circ}C,\ \text{AVDD}\ (\text{V}_{\text{DD}})=3.6\ \text{V},\ \text{GAIN}=0\ \text{dB},\ C_{\text{HPVDD}}=C_{\text{HPVSS}}=2.2\ \mu\text{F},\ C_{\text{INPUT}}=C_{\text{FLYING}}=1\ \mu\text{F},\ \text{Outputs out of phase}$ 




Figure 13.




Figure 14.

## SUPPLY RIPPLE REJECTION RATIO vs FREQUENCY




Figure 15.

## SUPPLY RIPPLE REJECTION RATIO vs FREQUENCY




Figure 16.

#### SUPPLY CURRENT vs TOTAL OUTPUT POWER




Figure 17.

## SUPPLY CURRENT vs TOTAL OUTPUT POWER




Figure 18.

8



### **TYPICAL CHARACTERISTICS (continued)**

 $T_{A}=25^{\circ}C,\ \text{AVDD}\ (\text{V}_{\text{DD}})=3.6\ \text{V},\ \text{GAIN}=0\ \text{dB},\ C_{\text{HPVDD}}=C_{\text{HPVSS}}=2.2\ \mu\text{F},\ C_{\text{INPUT}}=C_{\text{FLYING}}=1\ \mu\text{F},\ \text{Outputs out of phase}$ 

## TOTAL POWER DISSIPATION vs




Figure 19.

#### vs SUPPLY VOLTAGE 2.0 f = 1 kHz1.8 THD+N = 1% - Vrms 1.6 $R_L = 600 \Omega$ 1.4 Output Voltage 1.2 1.0 0.8 0.6 $\mathsf{R_L} = 32~\Omega$ 9 0.4 $R_L = 16 \Omega$ 0.2 0.0 3.0 2.5 4.0 4.5 5.0 5.5 V<sub>DD</sub> – Supply Voltage – V G020

**OUTPUT VOLTAGE** 

Figure 20.

#### CROSSTALK vs FREQUENCY




Figure 21.

## OUTPUT AMPLITUDE vs FREQUENCY




Figure 22.

## STARTUP WAVEFORM




Figure 23.

## SHUTDOWN WAVEFORM




Figure 24.



#### **APPLICATION INFORMATION**

#### **APPLICATION CIRCUIT**




Figure 25. Typical Application Configuration with Differential Input Signals




Figure 26. Typical Application Configuration with Single-Ended Input Signals

www.ti.com

#### **CLASS-G HEADPHONE AMPLIFIER**

Class-G amplifiers use adaptive supply rails. The TPA6141A2 includes a built-in step-down converter to create the headphone amplifier positive supply voltage, HPVDD. A charge pump inverts HPVDD and creates the amplifier negative supply voltage, HPVSS. This allows the headphone amplifier output to be centered at 0 V.

When audio signal amplitude is low, the step-down converter generates a low HPVDD voltage. This minimizes TPA6141A2 power consumption while playing low noise, high fidelity audio. If audio amplitude increases, either due to louder music or a transient peak, then the step-down converter generates a higher HPVDD voltage. The HPVDD rise rate is faster than the audio peak rise time. This prevents audio distortion or clipping. Audio quality and noise floor are not affected by HPVDD.

This adaptive HPVDD minimizes TPA6141A2 supply current while avoiding clipping and distortion. Because normal listening levels are below 200 mV $_{RMS}$ , HPVDD is most often at its lowest voltage. Thus, the TPA6141A2 has higher efficiency than traditional Class-AB headphone amplifiers.

The following equations compare a Class-AB amplifier to a Class-G amplifier. Both operate with identical battery voltage, load impedance, and output voltage swing. For this study case, we assume a normal listening level of  $200 \text{ mV}_{RMS}$  with no DirectPath<sup>TM</sup> in order to simplify the calculations.

- P<sub>SUP</sub>: Supplied power
- V<sub>SUP</sub>: Supply voltage
- I<sub>SUP</sub>: Supply current
- V<sub>REG</sub>: DC/DC converter output voltage
- P<sub>RFG</sub>: DC/DC converter output power
- V<sub>LOAD</sub>: Voltage across the load
- R<sub>I OAD</sub>: Load impedance
- PLOAD: Power dissipated at the load
- I<sub>LOAD</sub>: Current supplied to the load

Given an amplifier driving 200 mV<sub>RMS</sub> into a 32  $\Omega$  load, the output current to the load is:

$$I_{LOAD} = \frac{V_{LOAD}}{R_{LOAD}} = \frac{200 \text{ mV}_{RMS}}{32 \Omega} = 6.25 \text{ mA}$$

$$\tag{1}$$

Assuming a quiescent current of 1 mA (I<sub>DDO</sub>) the total current supplied to the amplifier is:

$$I_{SUP} = I_{LOAD} + I_{DDQ} = 7.25 \text{ mA}$$

The total power supplied to a Class-AB amplifier is then calculated as:

$$P_{SUP} = V_{SUP} \times I_{SUP} = 4.2 \text{ V} \times 7.25 \text{ mA} = 30.45 \text{ mW}$$
 (3)

For a Class-G amplifier where the voltage rails are generated by a switching DC/DC converter, the supplied power will depend on the DC/DC converter output voltage and efficiency. Assuming the DC/DC converter output voltage is 1.3 V:

$$P_{REG} = V_{REG} \times I_{SUP} = 1.3 \text{ V} \times 7.25 \text{ mA} = 9.425 \text{ mW}$$
 (4)

The total supplied power will be the DC/DC converter output power divided by the efficiency of the DC/DC converter. Assuming 90% step-down efficiency, total power supplied to the Class-G amplifier is:

$$P_{SUP} = \frac{P_{REG}}{90\%} = 11.09 \text{ mW}$$
 (5)

Class-G headphone amplifiers achieve much higher efficiency than equivalent Class-AB amplifiers.

Copyright © 2009, Texas Instruments Incorporated



#### INDUCTOR SELECTION

The TPA6141A2 requires one inductor for its DC/DC converter. The following table lists recommended inductors. Inductors not shown on this table can be used if they have similar performance characteristics.

When selecting an inductor observe the following rules:

- Lower DCR increases DC/DC converter efficiency.
- The minimum working inductance should never be below 1 µH.
- Include temperature and aging derating factors into the inductor value calculations.

MANUFACTURER	PART NUMBER
токо	MDT2012-CH2R2A
D.A	LQM21PN2R2MC0D
Murata	LQH2MCN2R2M02L
Taiva Vindan	BRL2012T2R2M
Taiyo Yuden	BRC1608T2R2M

#### **GAIN CONTROL**

The TPA6141A2 has two gain settings which are controlled with the GAIN pin. The following table gives an overview of the gain function.

GAIN VOLTAGE	AMPLIFIER GAIN
≤0.6 V	0 dB
≥1.3 V	6 dB

#### **GROUND SENSE FUNCTION**

The ground sense pin, SGND, reduces ground-loop noise when the audio output jack is connected to a different ground reference than codec and amplifier ground. Always connect the SGND pin to the headphone jack. This reduces output offset voltage and eliminates turn-on pop. Figure 27 shows how to connect SGND when an FM radio antenna function is implemented on the headphone wire. The nH coil and capacitor separate the RF signal from the audio GND signal. In this case, SGND is used to eliminate the offset voltage that is generated from the audio signal current and the RF coil low-frequency impedance.

The voltage difference between SGND and AGND cannot be greater than ±300 mV. The amplifier performance degrades if the voltage difference between SGND and AGND is greater than ±300 mV.




Figure 27. Sense Ground

www.ti.com

#### **HEADPHONE AMPLIFIERS**

Single-supply headphone amplifiers typically require dc-blocking capacitors to remove dc bias from their output voltage. The top drawing in Figure 28 illustrates this connection. If dc bias is not removed, large dc current will flow through the headphones which wastes power, clips the output signal, and potentially damages the headphones.

These dc-blocking capacitors are often large in value and size. Headphone speakers have a typical resistance between 16  $\Omega$  and 32  $\Omega$ . This combination creates a high-pass filter with a cutoff frequency as shown in Equation 6, where R<sub>L</sub> is the load impedance, C<sub>O</sub> is the dc-block capacitor, and f<sub>C</sub> is the cutoff frequency.

$$f_{C} = \frac{1}{2\pi R_{L} C_{O}} \tag{6}$$

For a given high-pass cutoff frequency and load impedance, the required dc-blocking capacitor is found as:

$$C_{O} = \frac{1}{2\pi f_{C} R_{L}} \tag{7}$$

Reducing  $f_C$  improves low frequency fidelity and requires a larger dc-blocking capacitor. To achieve a 20 Hz cutoff with 16  $\Omega$  headphones,  $C_O$  must be at least 500  $\mu$ F. Large capacitor values require large packages, consuming PCB area, increasing height, and increasing cost of assembly. During start-up or shutdown the dc-blocking capacitor has to be charged or discharged. This causes an audible pop on start-up and power-down. Large dc-blocking capacitors also reduce audio output signal fidelity.

Two different headphone amplifier architectures are available to eliminate the need for dc-blocking capacitors. The capless amplifier architecture provides a reference voltage to the headphone connector shield pin as shown in the middle drawing of Figure 28. The audio output signals are centered around this reference voltage, which is typically half of the supply voltage to allow symmetrical output voltage swing.

When using a capless amplifier do not connect the headphone jack shield to any ground reference or large currents will result. This makes capless amplifiers ineffective for plugging non-headphone accessories into the headphone connector. capless amplifiers are useful only with floating GND headphones.

Copyright © 2009, Texas Instruments Incorporated






Figure 28. Amplifier Applications

The DirectPath™ amplifier architecture operates from a single supply voltage and uses an internal charge pump to generate a negative supply rail for the headphone amplifier. The output voltages are centered around 0 V and are capable of positive and negative voltage swings as shown in the bottom drawing of Figure 28. DirectPath amplifiers require no output dc-blocking capacitors. The headphone connector shield pin connects to ground and will interface with headphones and non-headphone accessories. The TPA6141A2 is a DirectPath amplifier.

#### ELIMINATING TURN-ON POP AND POWER SUPPLY SEQUENCING

The TPA6141A2 has excellent noise and turn-on / turn-off pop performance. It uses an integrated click-and-pop suppression circuit to allow fast start-up and shutdown without generating any voltage transients at the output pins. Typical start-up time from shutdown is 5 ms.

DirectPath technology keeps the output dc voltage at 0 V even when the amplifier is powered up. The DirectPath technology together with the active pop-and-click suppression circuit eliminates audible transients during start up and shutdown.

Use input coupling capacitors to ensure inaudible turn-on pop. Activate the TPA6141A2 after all audio sources have been activated and their output voltages have settled. On power-down, deactivate the TPA6141A2 before deactivating the audio input source. The EN pin controls device shutdown: Set to EN to  $V_{IL}$  or lower to deactivate the TPA6141A2; set to  $V_{IH}$  or higher to activate. Refer to the Recommended Operating Conditions table for the  $V_{IL}$  and  $V_{IH}$  values.

www.ti.com

#### RF AND POWER SUPPLY NOISE IMMUNITY

The TPA6141A2 employs a new differential amplifier architecture to achieve high power supply noise rejection and RF noise rejection. RF and power supply noise are common in modern electronics. Although RF frequencies are much higher than the 20 kHz audio band, signal modulation often falls in-band. This, in turn, modulates the supply voltage, allowing a coupling path into the audio amplifier. A common example is the 217 Hz GSM frame-rate buzz often heard from an active speaker when a cell phone is placed nearby during a phone call.

The TPA6141A2 has excellent rejection of power supply and RF noise, preventing audio signal degradation.

#### INPUT COUPLING CAPACITORS

Input coupling capacitors block any dc bias from the audio source and ensure maximum dynamic range. Input coupling capacitors also minimize TPA6141A2 turn-on pop to an inaudible level.

The input capacitors are in series with TPA6141A2 internal input resistors, creating a high-pass filter. Equation 8 calculates the high-pass filter corner frequency. The input impedance,  $R_{\rm IN}$ , is dependent on device gain. Larger input capacitors decrease the corner frequency. See the Operating Characteristics table for input impedance values.

$$f_{C} = \frac{1}{2\pi R_{IN} C_{IN}} \tag{8}$$

For a given high-pass cutoff frequency, the minimum input coupling capacitor is found as:

$$C_{IN} = \frac{1}{2\pi f_C R_{IN}} \tag{9}$$

Example: Design for a 20 Hz corner frequency with a TPA6141A2 gain of +6 dB. The Operating Characteristics table gives  $R_{IN}$  as 13.2 k $\Omega$ . Equation 9 shows the input coupling capacitors must be at least 0.6  $\mu$ F to achieve a 20 Hz high-pass corner frequency. Choose a 0.68  $\mu$ F standard value capacitor for each TPA6141A2 input (X5R material or better is required for best performance).

Input capacitors can be removed provided the TPA6141A2 inputs are driven differentially with less than  $\pm 1~V_{RMS}$  and the common-mode voltage is within the input common-mode range of the amplifier. Without input capacitors turn-on pop performance may be degraded and should be evaluated in the system.

#### CHARGE PUMP FLYING CAPACITOR AND HPVSS CAPACITOR

The TPA6141A2 uses a built-in charge pump to generate a negative voltage supply for the headphone amplifiers. The charge pump flying capacitor connects between CPP and CPN. It transfers charge to generate the negative supply voltage. The HPVSS capacitor must be at least equal in value to the flying capacitor to allow maximum charge transfer. Use low equivalent-series-resistance (ESR) ceramic capacitors (X5R material or better is required for best performance) to maximize charge pump efficiency. Typical values are 1  $\mu$ F to 2.2  $\mu$ F for the HPVSS and flying capacitors. Although values down to 0.47  $\mu$ F can be used, total harmonic distortion (THD) will increase.

#### OPERATION WITH DACS AND CODECS AND INPUT RF NOISE REJECTION

When using amplifiers with CODECs and DACs, sometimes there is an increase in the output noise floor from the audio amplifier. This occurs when the output out–of–band noise of the CODEC/DAC folds back into the audio frequency due to the limited gain bandwidth product of the audio amplifier. Single–ended RF noise can also fold back into the audio band thus degrading the audio signal even further

The TPA6141A2 has a built-in low-pass filter to reduce CODEC/DAC out-of-band noise and RF noise, that could fold back into the audio frequency.

Copyright © 2009, Texas Instruments Incorporated



#### POWER SUPPLY AND HPVDD DECOUPLING CAPACITORS AND CONNECTIONS

The TPA6141A2 DirectPath headphone amplifier requires adequate power supply decoupling to ensure that output noise and total harmonic distortion (THD) remain low. Use good low equivalent-series-resistance (ESR) ceramic capacitors (X5R material or better is required for best performance). Place a 2.2 µF capacitor within 5 mm of the AVDD pin. Reducing the distance between the decoupling capacitor and AVDD minimizes parasitic inductance and resistance, improving TPA6141A2 supply rejection performance. Use 0402 or smaller size capacitors if possible. Ensure that the ground connection of each of the capacitors has a minimum length return path to the device. Failure to properly decouple the TPA6141A2 may degrade audio or EMC performance.

For additional supply rejection, connect an additional 10  $\mu$ F or higher value capacitor between AVDD and ground. This will help filter lower frequency power supply noise. The high power supply rejection ratio (PSRR) of the TPA6141A2 makes the 10  $\mu$ F capacitor unnecessary in most applications.

Connect a 2.2 µF capacitor between HPVDD and ground. This ensures the amplifier internal bias supply remains stable and maximizes headphone amplifier performance.

DO NOT connect HPVDD directly to AVDD or an external supply voltage. The voltage at HPVDD is generated internally. Connecting HPVDD to an external voltage can damage the device.

#### LAYOUT RECOMMENDATIONS

#### **GND CONNECTIONS**

The SGND pin is an input reference and must be connected to the headphone ground connector pin. This ensures no turn-on pop and minimizes output offset voltage. Do not connect more than ±0.3 V to SGND.

AGND is a power ground. Connect supply decoupling capacitors for AVDD, HPVDD, and HPVSS to AGND.

#### **BOARD LAYOUT**

In making the pad size for the WCSP balls, it is recommended that the layout use non-solder-mask defined (NSMD) land. With this method, the solder mask opening is made larger than the desired land area, and the opening size is defined by the copper pad width. Figure 29 and Table 1 shows the appropriate diameters for a WCSP layout.

16






Figure 29. Land Pattern Dimensions

Table 1. Land Pattern Dimensions (1) (2) (3) (4)

SOLDER PAD DEFINITIONS	COPPER PAD	SOLDER MASK <sup>(5)</sup> OPENING	COPPER THICKNESS	STENCIL <sup>(6) (7)</sup> OPENING	STENCIL THICKNESS	
Non-solder-mask defined (NSMD)	230 µm (+0.0, -25 µm)	310 μm (+0.0, -25 μm)	1 oz max (32 μm)	275 μm × 275 μm Sq. (rounded corners)	100 µm thick	

- Circuit traces from NSMD defined PWB lands should be 75 μm to 100 μm wide in the exposed area inside the solder mask opening.
   Wider trace widths reduce device stand off and impact reliability.
- (2) Best reliability results are achieved when the PWB laminate glass transition temperature is above the operating the range of the intended application
- (3) Recommend solder paste is Type 3 or Type 4.
- (4) For a PWB using a Ni/Au surface finish, the gold thickness should be less 0,5 mm to avoid a reduction in thermal fatigue performance.
- (5) Solder mask thickness should be less than 20 µm on top of the copper circuit pattern
- (6) Best solder stencil performance is achieved using laser cut stencils with electro polishing. Use of chemically etched stencils results in inferior solder paste volume control.
- (7) Trace routing away from WCSP device should be balanced in X and Y directions to avoid unintentional component movement due to solder wetting forces.



#### TRACE WIDTH

Recommended trace width at the solder balls is 75  $\mu$ m to 100  $\mu$ m to prevent solder wicking onto wider PCB traces. For high current pins (VDD, HPVDD, HPVSS, CPP, CPN, OUTL, and OUTR) of the TPA6141A2, use 100  $\mu$ m trace widths at the solder balls and at least 500  $\mu$ m PCB traces to ensure proper performance and output power for the device. For the remaining signals of the TPA6141A2, use 75  $\mu$ m to 100  $\mu$ m trace widths at the solder balls. The audio input pins (INL-, INL+, INR- and INR+) must run side-by-side to maximize common-mode noise cancellation.

### **Package Dimensions**

D	E
Max = 1590μm	Max = 1590μm
Min = 1530μm	Min = 1530μm

Product Folder Link(s): TPA6141A2



### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPA6141A2YFFR	ACTIVE	DSBGA	YFF	16	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	ASBI	Samples
TPA6141A2YFFT	ACTIVE	DSBGA	YFF	16	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	ASBI	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

www.ti.com 20-Aug-2021

### TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA6141A2YFFR	DSBGA	YFF	16	3000	180.0	8.4	1.71	1.71	0.81	4.0	8.0	Q1
TPA6141A2YFFT	DSBGA	YFF	16	250	180.0	8.4	1.71	1.71	0.81	4.0	8.0	Q1

www.ti.com 20-Aug-2021




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPA6141A2YFFR	DSBGA	YFF	16	3000	182.0	182.0	20.0	
TPA6141A2YFFT	DSBGA	YFF	16	250	182.0	182.0	20.0	



DIE SIZE BALL GRID ARRAY




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated