





TEXAS INSTRUMENTS

CD54HC283, CD74HC283, CD54HCT283, CD74HCT283 SCHS176E – NOVEMBER 1997 – REVISED JULY 2022

High-Speed CMOS Logic 4-Bit Binary Full Adder with Fast Carry

1 Features


- Adds two binary numbers
- Full internal lookahead
- Fast ripple carry for economical expansion
- Operates with both positive and negative logic
- Fanout (over temperature range)
 - Standard outputs 10 LSTTL loads
 - Bus driver outputs 15 LSTTL loads
- Wide operating temperature range: -55°C to 125°C
- Balanced propagation delay and transition times
- Significant power reduction compared to LSTTL Logic ICs
- HC types
 - 2 V to 6 V operation
 - High noise immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5 V
- HCT types
 - 4.5 V to 5.5 V operation
 - Direct LSTTL input logic compatibility,
 - V_{IL} = 0.8 V (max), V_{IH} = 2 V (min)
 - CMOS input compatibility, $I_I \le 1 \mu A$ at V_{OL} , V_{OH}

2 Description

The CDx4HC283 and CDx4HCT283 contain 4-bit binary adders. The HCT device has TTL-voltage compatible inputs.

	Device Information									
PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)								
CD54HC283	J (CDIP, 16)	24.38 mm × 6.92 mm								
	D (SOIC, 16)	9.90 mm × 3.90 mm								
C283	N (PDIP, 16)	19.31 mm × 6.35 mm								
	D (SOIC, 16)	9.90 mm × 3.90 mm								
HCT283	N (PDIP, 16)	19.31 mm × 6.35 mm								

(1) For all packages see the orderable addendum at the end of the datasheet.



Functional Diagram






Table of Contents

1 Features1	7.2 Functional Block Diagram9
2 Description1	7.3 Feature Description
3 Revision History	8 Power Supply Recommendations
4 Pin Configuration and Functions	9 Layout
5 Specifications	9.1 Layout Guidelines10
5.1 Absolute Maximum Ratings ⁽¹⁾ 4	10 Device and Documentation Support11
5.2 Recommended Operating Conditions4	10.1 Receiving Notification of Documentation Updates 11
5.3 Thermal Information4	10.2 Support Resources 11
5.4 Electrical Characteristics5	10.3 Trademarks11
5.5 Switching Characteristics6	10.4 Electrostatic Discharge Caution11
6 Parameter Measurement Information8	10.5 Glossary11
7 Detailed Description9	11 Mechanical, Packaging, and Orderable
7.1 Overview	Information11


3 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision D (October 2003) to Revision E (July 2022)	Page
•	Updated the numbering, formatting, tables, figures, and cross-references throughout the document to re	flect
	modern data sheet standards	1



4 Pin Configuration and Functions







5 Specifications

5.1 Absolute Maximum Ratings⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		- 0.5	7	V
I _{IK}	Input diode current	For $V_{I} < -0.5$ V or $V_{I} > V_{CC} + 0.5$ V		±20	mA
I _{OK}	Output diode current	For V _O < –0.5 V or V _O > V _{CC} + 0.5 V		±20	mA
lo	Drain current, per output	For $-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$		±25	mA
I _O	Output source or sink current per output pin	For V_{O} > -0.5 V or V_{O} < V_{CC} + 0.5 V		±25	mA
	Continuous current through V_{CC} or GND			±50	mA
TJ	Junction temperature			150	°C
T _{stg}	Storage temperature range	- 65	150	°C	
	Lead temperature (Soldering 10s)(SOIC - lead ti		300	°C	

(1) Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

5.2 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{CC}	Supply voltage range	HC types	2	6	V
V _I , V _O	DC input or output voltage		0	V _{CC}	V
		2 V		1000	
	Input rise and fall time	4.5 V		500	ns
		6 V		400	
T _A	Temperature range		-55	125	V

5.3 Thermal Information

		D (SOIC)	N (PDIP)	
THERMAL METRI	c	16 PINS	16 PINS	UNIT
R _{0JA}	Junction-to-ambient thermal resistance ⁽¹⁾	73	67	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



5.4 Electrical Characteristics

		TEST	V _{cc}		25℃		-40℃ to	85℃	–55℃ to	125℃	
	PARAMETER	CONDITIONS ⁽²⁾	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
НС ТҮР	ES										
			2	1.5			1.5		1.5		
V _{IH}	High level input voltage		4.5	3.15			3.15		3.15		V
			6	4.2			4.2		4.2		
			2			0.5		0.5		0.5	
V _{IL}	Low level input voltage		4.5			1.35		1.35		1.35	V
			6			1.8		1.8		1.8	
		I _{OH} = –20 μA	2	1.9			1.9		1.9		
		I _{OH} = –20 μA	4.5	4.4			4.4		4.4		V
V _{OH}	High level output voltage	I _{OH} = –20 μA	6	5.9			5.9		5.9		
	voltage	I _{OH} = –4 mA	4.5	3.98			3.84		3.7		V
		I _{OH} = -5.2 mA	6	6			5.34		5.2		v
		I _{OL} = 20 μA	2			0.1		0.1		0.1	
	1	I _{OL} = 20 μA	4.5			0.1		0.1		0.1	V
V _{OL}	Low level output voltage	I _{OL} = 20 μA	6			0.1		0.1		0.1	0.1
	Voltage	I _{OL} = 4 mA	4.5			0.26		0.33		0.4	V
		I _{OL} = 5.2 mA	6			0.26		0.33		0.4	v
I _I	Input leakage current	V _{CC} or GND	6			±0.1		±1		±1	μA
I _{CC}	Supply current	V _{CC} or GND	6			8		80		160	μA
НСТ Ту	pes	I				I		I		1	
V _{IH}	High level input voltage		4.5 to 5.5	2			2		2		V
VIL	Low level input voltage		4.5 to 5.5			0.8		0.8		0.8	V
V _{OH}	High level output	I _{OH} = – 20 μA	4.5	4.4			4.4		4.4		V
V _{OH}	voltage	I _{OH} = – 4 mA	4.5	3.98			3.84		3.7		V
V _{OL}	Low level output	I _{OL} = 20 μA	4.5			0.1		0.1		0.1	V
V _{OL}	voltage	I _{OL} = 4 mA	4.5			0.26		0.33		0.4	V
I _I	Input leakage current	V _{CC} to GND	5.5			±0.1		±1		±1	μΑ
I _{CC}	Supply current	V _{CC} or GND	5.5			8		80		160	μA
		C _{IN} input held at V _{CC} – 2.1	4.5 to 5.5		100	540		675		735	μΑ
		B1, A1, A0 inputs held at V_{CC} – 2.1	4.5 to 5.5		100	360		450		490	μA
ΔI _{CC} ⁽¹⁾	Additional supply current per input pin	B0 input held at V _{CC} – 2.1	4.5 to 5.5		100	144		180		196	μA
		B3, A3, A2, B2 inputs held at V _{CC} – 2.1	4.5 to 5.5		100	180		225		245	μA

(1) For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA. (2) $V_I = V_{IH}$ or V_{IL} , unless otherwise noted.



5.5 Switching Characteristics

	PARAMETER	TEST	V (M)	25°C		–40 to 85℃	–55°C to 125°C	UNIT
	PARAMETER	CONDITIONS	V _{CC} (V)	MIN TYP	MAX	MIN MAX	MIN MAX	
НС ТҮ	(PES							
		C _L = 50 pF	2		160	200	240	
t _{PLH} ,	Propagation delay	CL = 50 pr	4.5		32	40	45	
t _{PHL}	C _{IN} to S0	C _L = 15 pF	5	13				ns
		C _L = 50 pF	6		27	34	41	
		C _L = 50 pF	2		180	225	270	
t _{PLH} ,	C to S1	C _L = 50 pr	4.5		36	45	54	
t _{PHL}	C _{IN} to S1	C _L = 15 pF	5	15				ns
		C _L = 50 pF	6		31	38	46	
		C _L = 50 pF	2		195	245	295	
t _{PLH} ,		C _L = 50 pr	4.5		39	49	59	
t _{PHL}	C_{IN} to S2, C_{IN} to C_{OUT}	C _L = 15 pF	5	16				ns
		C _L = 50 pF	6		33	42	50	
		0 50 5	2		230	290	345	
t _{PLH} ,		C _L = 50 pF	4.5		46	58	69	
t _{PHL}	C _{IN} to S3	C _L = 15 pF	5	19				ns
		C _L = 50 pF	6		39	49	59	
			2		195	245	295	
touu		C _L = 50 pF	4.5		39	49	59	
t _{PLH} , An, Bn to C _{OUT}	C _L = 15 pF	5	16				ns	
		C _L = 50 pF	6		33	42	50	
			2		210	265	315	
touu		C _L = 5 0pF	4.5		42	53	63	
t _{PLH} , t _{PHL}	An, Bn to Sn	C _L = 15 pF	5	18				ns
		C _L = 50 pF	6		36	45	54	
			2		75	95	110	
t _{TLH} ,	Output transition time	C _L = 50 pF	4.5		15	19	22	ns
t _{THL}			6		13	16	19	
C _{IN}	Input capacitance	C _L = 50 pF	-		10	10	10	pF
	Power dissipation		_	70				-
C _{PD}	capacitance ^{(1) (2)}		5	70				pF
нст т	TYPES							
t _{PLH} ,	Propagation delay	C _L = 15 pF	5	13				ns
t _{PHL}	C _{IN} to S0	C _L = 50 pF	4.5		31	39	47	113
t _{PLH} ,	C _{IN} to S1	C _L = 15 pF	5	18				20
t _{PHL}		C _L = 50 pF	4.5		43	54	65	ns
t _{PLH} ,		C _L = 15 pF	5	19				no
t _{PHL}	C_{IN} to S2, C_{IN} to C_{OUT}	C _L = 50 pF	4.5		46	58	69	ns
t _{PLH} ,	0 to 60	C _L = 15 pF	5	22				
t _{PHL}	C _{IN} to S3	C _L = 50 pF	4.5		53	66	80	ns
t _{PLH} ,	An Drate O	C _L = 15 pF	5	20				
t _{PHL}	An, Bn to C _{OUT}	C _L = 50 pF	4.5		48	60	72	ns
t _{PLH} ,		C _L = 15 pF	5	21				
t _{PHL}	An, Bn to Sn	C _L = 50 pF	4.5		49	61	74	ns




5.5 Switching Characteristics (continued)

	PARAMETER	TEST	V _{cc} (V)	25℃			–40 to 85℃		–55℃ to 125℃		UNIT
	FARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{TLH} , t _{THL}	Output transition time	C _L = 50 pF	4.5			15		19		22	ns
C _{IN}	Input capacitance					10		10		10	pF
C _{PD}	Power dissipation capacitance ⁽¹⁾ ⁽²⁾		5		82						pF


(1) C_{PD} is used to determine the dynamic power consumption, per package. (2) $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where: f_i = Input Frequency, C_L = Output Load Capacitance, V_{CC} = Supply Voltage.



6 Parameter Measurement Information



1. Includes probe and test-fixture capacitance.






Figure 6-2. HC and HCT Transition Times and Propagation Delay Times, Combination Logic




Figure 6-3. HCT Transition Times and Propagation Delay Times, Combination Logic

- 1. The greater between t_r and t_f is the same as t_t .
- 2. The greater between t_{plh} and t_{phl} is the same as t_{pd} .




7 Detailed Description

7.1 Overview

The 'HC283 and 'HCT283 binary full adders add two 4-bit binary numbers and generate a carry-out bit if the sum exceeds 15.

Because of the symmetry of the add function, this device can be used with either all active-high operands (positive logic) or with all active-low operands (negative logic). When using positive logic the carry-in input must be tied low if there is no carry-in.

7.2 Functional Block Diagram



7.3 Feature Description

- Balanced CMOS Push-Pull Outputs
- Clamp Diode Structure



8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

9 Layout

9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8976501EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8976501EA CD54HC283F3A	Samples
CD54HC283F3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8976501EA CD54HC283F3A	Samples
CD54HCT283F3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HCT283F3A	Samples
CD74HC283E	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC283E	Samples
CD74HC283M	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC283M	Samples
CD74HC283M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC283M	Samples
CD74HC283ME4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC283M	Samples
CD74HC283MT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC283M	Samples
CD74HCT283E	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT283E	Samples
CD74HCT283M	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT283M	Samples
CD74HCT283M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT283M	Samples
CD74HCT283M96G4	ACTIVE	SOIC	D	16	2500	TBD	Call TI	Call TI	-55 to 125		Samples
CD74HCT283MG4	ACTIVE	SOIC	D	16	40	TBD	Call TI	Call TI	-55 to 125		Samples
CD74HCT283MT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT283M	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



www.ti.com

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC283, CD54HC7283, CD74HC283, CD74HC7283 :

- Catalog : CD74HC283, CD74HCT283
- Military : CD54HC283, CD54HCT283

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC283M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HCT283M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC283M96	SOIC	D	16	2500	340.5	336.1	32.0
CD74HCT283M96	SOIC	D	16	2500	340.5	336.1	32.0

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD74HC283E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC283E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC283M	D	SOIC	16	40	507	8	3940	4.32
CD74HC283ME4	D	SOIC	16	40	507	8	3940	4.32
CD74HCT283E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT283E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HCT283M	D	SOIC	16	40	507	8	3940	4.32

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated