

B61089QDR, Dual port negative voltage tracking SLIC protector





Agency Approvals

Agency	Agency File Number
91	E133083

Pinout

K1	1 ₀	8	⊨ К2
G1,G2	2	7	A
G3,G4	3	6	A
К3	4	5	🗀 К4

Pin #	Pin Name	Description
1, 4, 5, 8	K1, K3, K4, K2	Connect to subscriber lines (Tip/Ring)
2, 3	G1, G2, G3, G4	Connect to battery (Reference Voltage)
6, 7	А	Connect to ground (earth)

Schematic Symbol



Description

This component is designed to protect two different SLIC (Subscriber Line Interface Card) tip/ring pairs with independent voltage tracking for each pair. This B61089QDR will protect the SLIC interface against lightning induced surge and power fault events. It contains fast switching crowbarring structures for negative events and a simple fast switching diode structure for positive events. It is compatible with the Basic Levels of ITU K.20, K.21. For compliance with the Enhanced Levels of ITU, TIA 968-B, or GR-1089, an additional series resistor in the tip and ring leads may be required.

The SLIC chipset voltage reference may change as the on-hook/off-hook line condition changes. Therefore, this component is referenced to the - V_{BAT} so that its negative protection threshold follows this changing reference voltage level. This B610989QDR utilizes a transistor gain network so that a low 5 mA current level will activate the thyristor based portion of this protector component during negative events. This also allows an easier turn on during slow rising power fault events. For all positive disturbances, the fast switching diode connected to earth reference will provide the needed protection.

Features

- Dual port negative voltage tracking programmable component
- Supports battery voltages down to -170V
- Low gate triggering current 5 mA max
- Fails in a short circuit condition when it is surged in excess of its ratings to protect all downstream equipment
- Surge capability does not degrade after multiple surge events within its ratings

Applications

- Wireless In the Local Loop (WLL)
- Voice applications which require regenerated POTS
- VoIP applications
- PBX

- High holding current 150
 mA min
- Specified 2/10 limiting voltage
- Integrated diodes for positive surge protection
- ESD Immunity(HBM): JESD22 Class 3B, ≥8KV
- MSL: Level 1 unlimited
- RoHS compliant and lead-free
- FXS applications
- Digital Pair Gain systems (DPG) and Digital Loop Carrier systems (DLC)
- Small Office Home
 Office (SOHO)



SIDACtor[®] Protection Thyristors Programmable Battery tracking protection

Absolute Maximum Ratings (T, =25°C)

Symbol	Parameter	Test Conditions	Value	Unit
		10/1000µs	30	
I *	Nen repetitivo poslo en atoto pulco surrent	5/310µs	40	
PPSM	Non-repetitive peak on-state pulse current	2/10µs	120	A
		8/20µs	110	
		0.5s	6.5	
		1s	4.5	
I _{TSM} /I _{FSM} *	Non repetitive peak on-state current, 50Hz/60Hz	5s	2.4	А
		30s	1.3	
		900s	0.72	
I_* GSM	Non repetitive peak gate current, 2/10µs pulse, cathodes commoned		40	А
V _{drm}	Repetitive peak off-state voltage, $V_{\rm GK}$ =0		-170	V
V _{gkrm}	Repetitive peak gate-cathode voltage, V_{KA} =0		-167	V
T _A	Operating free-air temperature range		-40 - 85	°C
T _{STG}	Storage temperature range		-40 - 150	°C
TJ	Junction temperature		-40 - 150	°C
T	Maximum lead temperature for soldering during 10s		260	°C
R _{eja}	Junction to ambient thermal resistance	$P_{tot} = 0.8 \text{ W}, T_A = 25 \text{ °C}, 5 \text{ cm}^2, \text{ FR4 PCB}$	160	°C /W
* Notes :				

- Initially the protector must be in thermal equilibrium with T_J=25°C. The surge may be repeated after the component returns to its initial conditions.

These non-repetitive rated currents are peak values for either polarity. The rated current values may be applied to any cathode-anode terminal pair. Additionally, all cathode-anode terminal pairs may have their rated current values applied simultaneously (in this case the anode terminal current will be four times the rated current value of an individual terminal pair).

Electrical Characteristics

Symbol	Parameter	Test Conditions	Max	Unit
V _F	Forward voltage	I _F =5A, t _w =200µs	3	V
V _{FRM}	Ramp peak forward recovery voltage	di/dt=±10A/µs, dv/dt≦±100V/µs maximum ramp value=±10A, Tj=25°C	5	V
V _{FRM}	Impulse peak forward recovery voltage	2/10 μ s, I _{TM} =-27A,Rs=50 Ω , di/dt=-27A/ μ s	12	V
I _D	Off-state current	$V_{D} = V_{DRM}, V_{GK} = 0 T_{J} = 25^{\circ}C$	-5	μA
V _(BO)	Ramp breakover voltage	di/dt=±10A/µs, dv/dt≦±100V/µs,V _{GG} =-100V maximum ramp value=±10A, T _J =25°C	-112	V
V _(BO)	Impulse breakover voltage	2/10µs, I _{TM} =-27A, Rs=50Ω, di/dt=-27A/µs, $V_{\rm GG}$ =-100V	-115	V
V _{GK(BO)}	Gate-cathode impulse breakover voltage	2/10µs, I _{TM} =-27A, Rs=50Ω, di/dt=-27A/µs, $V_{\rm GG}$ =-100V	15	V
I _H	Holding current	I _T =-1A, di/dt=1A/ms, V _{GG} =-100V	-150 (min)	mA
I _{GKS}	Gate reverse current	$V_{GG} = V_{GK} = V_{GKRM}, V_{KA} = 0, T_{J} = 25^{\circ}C$	-5	μA
I _{gt}	Gate trigger current	I_{T} =-3A, $t_{p(g)}^{*}$ ≥20µs, V_{GG} =-100V, T_{J} =25°C	5	mA
V _{GT}	Gate trigger voltage	I _T =-3A, t _{p(g)} *≥20µs, V _{GG} =-100V	1.4	V
C	Cathodo anodo officiato conceitance	$f=1MHz, V_d=1V, I_G=0V_D=-3V$	100	
U _{KA}	Cathoue-anoue on-state capacitance	$f=1MHz, V_d=1V, I_g=0V_D=-48V$	50	μr

 $T_{p(g)}$: gate pulse time



SIDACtor[®] Protection Thyristors

Programmable Battery tracking protection

V-I Characteristics



Parameter	Symbol
Off-state current	I _D
Repetitive peak off-state voltage	V _{DRM}
On-state Current(RMS)	I _T
Non-repetitive Peak On-state Current	I _{TSM}
Holding current	I _H
Breakover voltage	V _(BO)
Forward voltage	V _F
Gate-cathode impulse breakover voltage	V _{GK(BO)}
Gate trigger current	I _{GT}
SLIC supply voltage	V _{GG}

Soldering Parameters

Reflow Co	ndition	Pb-Free assembly	
	-Temperature Min (T _{s(min)})	+150°C	
Pre Heat	-Temperature Max (T _{s(max)})	+200°C	
	-Time (Min to Max) (t _s)	60-180 secs.	
Average ra to peak)	amp up rate (LiquidusTemp (T _L)	3°C/sec. Max.	
$T_{S(max)}$ to T_{L}	- Ramp-up Rate	3°C/sec. Max.	
Deflow	-Temperature (T_L) (Liquidus)	+217°C	
Reflow	- Temperature (t _L)	60-150 secs.	
PeakTemp	(T _P)	+260(+0/-5)°C	
Time within 5°C of actual PeakTemp (t_p)		30 secs. Max.	
Ramp-dow	vn Rate	6°C/sec. Max.	
Time 25°C to Peak Temp (T _P)		8 min. Max.	
Do not exceed		+260°C	



Dimensions — MS-012 (Narrow Body)







Dimensions are in Millimeters

Dimension	Incl	nes	Millimeters		
DIMENSION	MIN	MAX	MIN	MAX	
А	0.193	0.201	4.90	5.10	
В	0.154	0.162	3.62	4.12	
С	0.228	0.244	5.80	6.20	
D	0.053	0.069	1.35	1.74	
E	0.050 BSC		1.27 BSC		
F	0.013	0.019	0.34	0.49	
G	0.004	0.008	0.100	0.210	
Н	0.181	0.205	4.60	5.21	
J	0.020	0.044	0.51	1.12	
K	0.007	0.009	0.18	0.22	

* BSC = Basic Spacing between Centers

© 2017 Littelfuse, Inc. Specifications are subject to change without notice. Revised: 01/19/17



SIDACtor[®] Protection Thyristors Programmable Battery tracking protection



Packing Options

PackageType	Description	Quantity	Added Suffix	Industry Standard
D	MS-012 SMT 8-pin SOIC Tape and Reel Pack	2500	N/A	EIA-481-D

Tape and Reel Specifications – MS-012 (Narrow Body)





Application Note

This B61089QDR MS-012 SMT (SOIC-8) Dual port Battrax [®] is specifically designed to provide surge protection for SLIC (Subscriber Line Interface Circuit) cards implementing negative ringing only. This single 8-pin component provides protection for two SLIC ports (T1/R1 & T2/R2) by shunting positive and negative surges to the ground reference.

The negative surges are diverted to ground through the SCRs which are connected between the TIP/RING conductors and the ground reference. These SCRs have a transistor buffered gate that provides a low current magnitude trigger level; typically 5 mA or less. The SCRs will reset when the magnitude of the loop current drops below the component's holding current parameter I_{μ} . The fast switching diodes will turn on for any positive surge event > 3V between tip and ground or between ring and ground.

This SCR's turn-on threshold for negative polarity events tracks the negative reference voltage ($-V_{BAT}$) of the SMART SLIC component. As the line conditions change from off-hook to on-hook, the SLIC reference voltage level will also change in an effort to conserve energy. The negative tracking protection component will typically operate at a voltage of -1.4 V below $-V_{BAT}$ during negative surge conditions or power fault events.

The two gate capacitors, which act as charge reservoirs, supply the needed current to trigger the thyristor components to the on-state and should be physically located in close proximity to the B61089 gate (pins 2&3). During slow rising ac power fault events, the discharge current of the capacitor ($I_c = C dv/dt$) easily achieves the 5 mA threshold to activate the SCR. This solution below will comply with the power fault and surge requirements of GR-1089 Intra-building Port Type and the Basic level of ITU K20/21. For GR-1089 Port Type 3 and Enhanced level of ITU K20/21, the series resistor value may need to be increased. The TeleLink fuse complies with both GR-1089 intra-building and inter-building requirements and both Basic and Enhanced levels of the ITU Recommendations.

