

**CHANGE NOTIFICATION**

NOW PART OF



Analog Devices, Inc.  
 1630 McCarthy Blvd., Milpitas CA  
 (408) 432-1900

March 07, 2018

PCN\_030718

Dear Sir/Madam:

**Subject: Notification of Change to LTC4361-1, LTC4361-2 Datasheet**

Please be advised that Analog Devices, Inc. Milpitas, California has made a minor change to the LTC4361-1, LTC4361-2 product datasheet to facilitate improvement in our manufacturing capability. The change is shown on the attached page of the marked up datasheet. There was no change in form, fit, function, quality or reliability of the product. The product shipped after May 07, 2018 will be tested to the new limits.

Should you have any questions or concerns please contact your local Analog Devices sales representatives or you may contact me at 408-432-1900 ext. 2077, or by e-mail at [JASON.HU@ANALOG.COM](mailto:JASON.HU@ANALOG.COM). If I do not hear from you by May 07, 2018, we will consider this change to be approved by your company.

Sincerely,

Jason Hu  
 Quality Assurance Engineer

**For questions on this PCN, please contact Jason Hu or you may send an email to your regional contacts below or contact your local ADI sales representatives.**

<b>Americas:</b> PCN_Americas@analog.com	<b>Europe:</b> PCN_Europe@analog.com	<b>Japan:</b> PCN_Japan@analog.com
		<b>Rest of Asia:</b> PCN_ROA@analog.com

## LTC4361-1/LTC4361-2

**ELECTRICAL CHARACTERISTICS** The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ .  $V_{IN} = 5\text{V}$ ,  $V_{ON} = 0\text{V}$ , unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
<b>Supplies</b>							
$V_{IN}$	Input Voltage Range		●	2.5		80	V
$V_{IN(UVL)}$	Input Undervoltage Lockout	$V_{IN}$ Rising	●	1.8	2.1	2.47	V
$I_{IN}$	Input Supply Current	$V_{ON} = 0\text{V}$	●		220	400	$\mu\text{A}$
		$V_{ON} = 2.5\text{V}$	●		1.5	10	$\mu\text{A}$
<b>Thresholds</b>							
$V_{IN(OV)}$	IN Pin Overvoltage Threshold	$V_{IN}$ Rising	●	5.684	5.8	5.916	V
$V_{IN(OVL)}$	IN Pin Overvoltage Recovery Threshold	$V_{IN}$ Falling	●	5.51	5.7	5.85	V
$\Delta V_{OV}$	Overvoltage Hysteresis		●	25	100	<del>300</del> 260	mV
$\Delta V_{OC}$	Overcurrent Threshold	$V_{IN} - V_{SENSE}$	●	45	50	55	mV
<b>External Gate Drive</b>							
$\Delta V_{GATE}$	External N-Channel MOSFET Gate Drive ( $V_{GATE} - V_{OUT}$ )	$2.5\text{V} \leq V_{IN} < 3\text{V}$ , $I_{GATE} = -1\mu\text{A}$	●	3.5	4.5	6	V
		$3\text{V} \leq V_{IN} < 5.5\text{V}$ , $I_{GATE} = -1\mu\text{A}$	●	4.5	6	7.9	V
$V_{GATE(TH)}$	GATE High Threshold for PWRGD Status	$V_{IN} = 3.3\text{V}$	●	5.7	6.3	6.8	V
		$V_{IN} = 5\text{V}$	●	6.7	7.2	7.8	V
$I_{GATE(UP)}$	GATE Pull-Up Current	$V_{GATE} = 1\text{V}$	●	-4.5	-10	-15	$\mu\text{A}$
$V_{GATE(UP)}$	GATE Ramp-Up	$V_{GATE} = 1\text{V}$ to $7\text{V}$	●	1.3	3	4.5	V/ms
$I_{GATE(FST)}$	GATE Pull-Down Current	Fast Turn-Off, $V_{IN} = 6\text{V}$ , $V_{GATE} = 9\text{V}$ (C-, I-Grade)	●	15	30	60	mA
		(H-Grade)	●	12	30	60	mA
$I_{GATE(DN)}$	GATE Pull-Down Current	$V_{ON} = 2.5\text{V}$ , $V_{GATE} = 9\text{V}$	●	5	40	80	$\mu\text{A}$
<b>Input Pins</b>							
$I_{SENSE(IN)}$	SENSE Input Current	$V_{SENSE} = 5\text{V}$			10		nA
$I_{OUT(IN)}$	OUT Input Current	$V_{OUT} = 5\text{V}$ , $V_{ON} = 0\text{V}$	●	5	10	20	$\mu\text{A}$
		$V_{OUT} = 5\text{V}$ , $V_{ON} = 2.5\text{V}$	●		0	$\pm 3$	$\mu\text{A}$
$V_{ON(TH)}$	$\overline{\text{ON}}$ Input Threshold		●	0.4		1.5	V
$I_{ON}$	$\overline{\text{ON}}$ Pull-Down Current	$V_{ON} = 2.5\text{V}$	●	2	5	10	$\mu\text{A}$
<b>Output Pins</b>							
$V_{GATE(CLIP)}$	IN to GATEP Clamp Voltage	$V_{IN} = 8\text{V}$ to $80\text{V}$	●	5	5.8	7.9	V
$R_{GATEP}$	GATEP Resistive Pull-Down	$V_{GATEP} = 3\text{V}$	●	0.6	2	3.2	M $\Omega$
$V_{PWRGD(OL)}$	PWRGD Output Low Voltage	$V_{IN} = 5\text{V}$ , $I_{PWRGD} = 3\text{mA}$ (C-, I-Grade)	●		0.23	0.4	V
		(H-Grade)	●		0.23	0.5	V
$R_{PWRGD}$	PWRGD Pull-Up Resistance to OUT	$V_{IN} = 6.5\text{V}$ , $V_{PWRGD} = 1\text{V}$	●	220	500	800	k $\Omega$
<b>Delay</b>							
$t_{ON}$	GATE On Delay	$V_{IN}$ High to $I_{GATE} = -5\mu\text{A}$	●	50	130	219	ms
$t_{OFF}$	GATE Off Propagation Delay	$V_{IN} = \text{Step } 5\text{V to } 6.5\text{V to PWRGD High}$	●		0.25	1	$\mu\text{s}$
		$V_{IN} - V_{SENSE} = \text{Step } 0\text{mV to } 100\text{mV}$	●	5	10	20	$\mu\text{s}$
$t_{PWRGD}$	PWRGD Delay	$V_{IN} = \text{Step } 5\text{V to } 6.5\text{V}$	●		0.25	1	$\mu\text{s}$
		$V_{GATE} > V_{GATE(TH)}$ to PWRGD Low	●	25	65	105	ms
$t_{ON(OFF)}$	$\overline{\text{ON}}$ High to GATE Off	$V_{ON} = \text{Step } 0\text{V to } 2.5\text{V}$	●		2	5	$\mu\text{s}$

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to GND unless otherwise specified.

**Note 3:** An internal clamp limits  $V_{GATE}$  to a minimum of 4.5V above  $V_{OUT}$ . Driving this pin to voltages beyond this clamp may damage the device.

4361127b



3