LM6172QML Dual High Speed, Low Power, Low Distortion, Voltage Feedback Amplifiers

Check for Samples: LM6172QML

FEATURES

- **Available with Radiation Specification**
  - **High Dose Rate 300 krad(Si)**
  - **ELDRS Free 100 krad(Si)**
- **Easy to Use Voltage Feedback Topology**
- **High Slew Rate 3000V/µs**
- **Wide Unity-Gain Bandwidth 100MHz**
- **Low Supply Current 2.3mA / Amplifier**
- **High Output Current 50mA / Amplifier**
- **Specified for ±15V and ±5V Operation**

APPLICATIONS

- **Scanner I- to -V Converters**
- **ADSL/HDSL Drivers**
- **Multimedia Broadcast Systems**
- **Video Amplifiers**
- **NTSC, PAL® and SECAM Systems**
- **ADC/DAC Buffers**
- **Pulse Amplifiers and Peak Detectors**

DESCRIPTION

The LM6172 is a dual high speed voltage feedback amplifier. It is unity-gain stable and provides excellent DC and AC performance. With 100MHz unity-gain bandwidth, 3000V/µs slew rate and 50mA of output current per channel, the LM6172 offers high performance in dual amplifiers; yet it only consumes 2.3mA of supply current each channel.

The LM6172 operates on ±15V power supply for systems requiring large voltage swings, such as ADSL, scanners and ultrasound equipment. It is also specified at ±5V power supply for low voltage applications such as portable video systems.

The LM6172 is built with TI's advanced VIP™ III (Vertically Integrated PNP) complementary bipolar process.

Connection Diagram



Figure 1. 8-Pin CDIP
Top View



Figure 2. 16LD CLGA
Top View

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

VIP is a trademark of Texas Instruments.
PAL is a registered trademark of and used under lisence from Advanced Micro Devices, Inc..
All other trademarks are the property of their respective owners.

LM6172 Driving Capacitive Load



LM6172 Simplified Schematic (Each Amplifier)



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS (1)

Supply Voltage ($V^+ - V^-$)			36V
Differential Input Voltage (2)			±10V
Maximum Junction Temperature			150°C
Power Dissipation (3), (4)			1.03W
Output Short Circuit to Ground (5)			Continuous
Storage Temperature Range			$-65°C \le T_A \le +150°C$
Common Mode Voltage Range			$V^+ +0.3V$ to $V^- -0.3V$
Input Current			±10mA
Thermal Resistance (6)	θ_{JA}	8LD CDIP (Still Air)	100°C/W
		8LD CDIP (500LF/Min Air Flow)	46°C/W
		16LD CLGA (Still Air) “WG”	124°C/W
		16LD CLGA (500LF/Min Air Flow) “WG”	74°C/W
		16LD CLGA (Still Air) “GW”	135°C/W
		16LD CLGA (500LF/Min Air Flow) “GW”	85°C/W
	θ_{JC}	8LD CDIP (4)	2°C/W
		16LD CLGA “WG” (4)	6°C/W
		16LD CLGA “GW”	7°C/W
Package Weight	8LD CDIP		980mg
	16LD CLGA “WG”		365mg
	16LD CLGA “GW”		410mg
ESD Tolerance (7)			4KV

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
(2) Differential Input Voltage is measured at $V_S = \pm 15V$.
(3) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{Dmax} = (T_{Jmax} - T_A)/\theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.
(4) The package material for these devices allows much improved heat transfer over our standard ceramic packages. In order to take full advantage of this improved heat transfer, heat sinking must be provided between the package base (directly beneath the die), and either metal traces on, or thermal vias through, the printed circuit board. Without this additional heat sinking, device power dissipation must be calculated using θ_{JA}, rather than θ_{JC}, thermal resistance. It must not be assumed that the device leads will provide substantial heat transfer out the package, since the thermal resistance of the leadframe material is very poor, relative to the material of the package base. The stated θ_{JC} thermal resistance is for the package material only, and does not account for the additional thermal resistance between the package base and the printed circuit board. The user must determine the value of the additional thermal resistance and must combine this with the stated value for the package, to calculate the total allowed power dissipation for the device.
(5) Continuous short circuit operation can result in exceeding the maximum allowed junction temperature of 150°C
(6) All numbers apply for packages soldered directly into a PC board.
(7) Human body model, 1.5 kΩ in series with 100 pF.

RECOMMENDED OPERATING CONDITIONS (1)

Supply Voltage	$5.5V \le V_S \le 36V$
Operating Temperature Range	$-55°C \le T_A \le +125°C$

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

QUALITY CONFORMANCE INSPECTION

Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp (°C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55
12	Settling time at	+25
13	Settling time at	+125
14	Settling time at	-55

LM6172 (±5V) ELECTRICAL CHARACTERISTICS (1)
DC PARAMETERS

The following conditions apply, unless otherwise specified. T_J = 25°C, V^+ = +5V, V^- = −5V, V_{CM} = 0V & R_L > 1MΩ

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub-groups
V_{IO}	Input Offset Voltage				1.0	mV	1
					3.0	mV	2, 3
I_{IB}	Input Bias Current				2.5	µA	1
					3.5	µA	2, 3
I_{IO}	Input Offset Current				1.5	µA	1
					2.2	µA	2, 3
CMRR	Common Mode Rejection Ratio	V_{CM} = ±2.5V		70		dB	1
				65		dB	2, 3
PSRR	Power Supply Rejection Ratio	V_S = ±15V to ±5V		75		dB	1
				70		dB	2, 3
A_V	Large Signal Voltage Gain	R_L = 1KΩ	See (2)	70		dB	1
			See (2)	65		dB	2, 3
		R_L = 100Ω	See (2)	65		dB	1
			See (2)	60		dB	2, 3
V_O	Output Swing	R_L = 1KΩ		3.1	-3.1	V	1
				3.0	-3.0	V	2, 3
		R_L = 100Ω		2.5	-2.4	V	1
				2.4	-2.3	V	2, 3

(1) Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are specified only for the conditions as specified in Mil-Std-883, Method 1019.5, Condition A.

(2) Large signal voltage gain is the total output swing divided by the input signal required to produce that swing. For V_S = ±15V, V_{OUT} = ±5V. For V_S = ±5V, V_{OUT} = ±1V.

LM6172 (±5V) ELECTRICAL CHARACTERISTICS (1) DC PARAMETERS (continued)

The following conditions apply, unless otherwise specified. T_J = 25°C, V^+ = +5V, V^- = −5V, V_{CM} = 0V & R_L > 1MΩ

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub-groups
I_L	Output Current (Open Loop)	Sourcing R_L = 100Ω	See (3)	25		mA	1
			See (3)	24		mA	2, 3
		Sinking R_L = 100Ω	See (3)		-24	mA	1
			See (3)		-23	mA	2, 3
I_S	Supply Current	Both Amplifiers			6.0	mA	1
					7.0	mA	2, 3

(3) The open loop output current is specified by measurement of the open loop output voltage swing using 100Ω output load.

DC DRIFT PARAMETERS (1)

The following conditions apply, unless otherwise specified. T_J = 25°C, V^+ = +5V, V^- = −5V, V_{CM} = 0V & R_L > 1MΩ
Delta calculations performed on QMLV devices at group B , subgroup 5.

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub-groups
V_{IO}	Input Offset Voltage			-0.25	0.25	mV	1
I_{IB}	Input Bias Current			-0.50	0.50	µA	1
I_{IO}	Input Ofset Current			-0.25	0.25	µA	1

(1) Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are specified only for the conditions as specified in Mil-Std-883, Method 1019.5, Condition A.

LM6172 (±15V) ELECTRICAL CHARACTERISTICS DC PARAMETERS (1)

The following conditions apply, unless otherwise specified. T_J = 25°C, V^+ = +15V, V^- = −15V, V_{CM} = 0V, & R_L = 1MΩ

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub-groups
V_{IO}	Input Offset Voltage				1.5	mV	1
					3.5	mV	2, 3
I_{IB}	Input Bias Current				3.0	µA	1
					4.0	µA	2, 3
I_{IO}	Input Offset Current				2.0	µA	1
					3.0	µA	2, 3
CMRR	Common Mode Rejection Ratio	V_{CM} = ±10V		70		dB	1
				65		dB	2, 3
PSRR	Power Supply Rejection Ratio	V_S = ±15V to ±5V		75		dB	1
				70		dB	2, 3
A_V	Large Signal Voltage Gain	R_L = 1KΩ	See (2)	75		dB	1
			See (2)	70		dB	2, 3
		R_L = 100Ω	See (2)	65		dB	1
			See (2)	60		dB	2, 3

(1) Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are specified only for the conditions as specified in Mil-Std-883, Method 1019.5, Condition A.
(2) Large signal voltage gain is the total output swing divided by the input signal required to produce that swing. For V_S = ±15V, V_{OUT} = ±5V. For V_S = ±5V, V_{OUT} = ±1V.

LM6172 (±15V) ELECTRICAL CHARACTERISTICS DC PARAMETERS (1) (continued)

The following conditions apply, unless otherwise specified. T_J = 25°C, V^+ = +15V, V^- = −15V, V_{CM} = 0V, & R_L = 1MΩ

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub-groups
V_O	Output Swing	R_L = 1KΩ		12.5	-12.5	V	1
				12	-12	V	2, 3
		R_L = 100Ω		6.0	-6.0	V	1
				5.0	-5.0	V	2, 3
I_L	Output Current (Open Loop)	Sourcing R_L = 100Ω	See (3)	60		mA	1
			See (3)	50		mA	2, 3
		Sinking R_L = 100Ω	See (3)		-60	mA	1
			See (3)		-50	mA	2, 3
I_S	Supply Current	Both Amplifiers			8.0	mA	1
					9.0	mA	2, 3

(3) The open loop output current is specified by measurement of the open loop output voltage swing using 100Ω output load.

AC PARAMETERS (1)

The following conditions apply, unless otherwise specified. T_J = 25°C, V^+ = +15V, V^- = −15V, V_{CM} = 0V

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub-groups
SR	Slew Rate	A_V = 2, V_I = ±2.5V 3nS Rise & Fall time	See (2), (3)	1700		V/µS	4
GBW	Unity-Gain Bandwidth		See (4)	80		MHz	4

(1) Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are specified only for the conditions as specified in Mil-Std-883, Method 1019.5, Condition A.
(2) See AN0009 for SR test circuit.
(3) Slew Rate measured between ±4V.
(4) See AN0009 for GBW test circuit.

DC DRIFT PARAMETERS (1)

The following conditions apply, unless otherwise specified. T_J = 25°C, V^+ = +15V, V^- = −15V, V_{CM} = 0V
Delta calculations performed on QMLV devices at group B , subgroup 5.

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub-groups
V_{IO}	Input Offset Voltage			-0.25	0.25	mV	1
I_{IB}	Input Bias Current			-0.50	0.50	µA	1
I_{IO}	Input Offset Current			-0.25	0.25	µA	1

(1) Pre and post irradiation limits are identical to those listed under AC and DC electrical characteristics. These parts may be dose rate sensitive in a space environment and demonstrate enhanced low dose rate effect. Radiation end point limits for the noted parameters are specified only for the conditions as specified in Mil-Std-883, Method 1019.5, Condition A.

TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise noted, T_A = 25°C

Supply Voltage vs. Supply Current



Figure 3.

Supply Current vs. Temperature



Figure 4.

Input Offset Voltage vs. Temperature



Figure 5.

Input Bias Current vs. Temperature



Figure 6.

Short Circuit Current vs. Temperature (Sourcing)



Figure 7.

Short Circuit Current vs. Temperature (Sinking)



Figure 8.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Unless otherwise noted, T_A = 25°C

Output Voltage vs. Output Current (V_S = ±15V)



Figure 9.

Output Voltage vs. Output Current (V_S = ±5V)



Figure 10.

CMRR vs. Frequency



Figure 11.

PSRR vs. Frequency



Figure 12.

PSRR vs. Frequency



Figure 13.

Open-Loop Frequency Response



Figure 14.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Unless otherwise noted, T_A = 25°C

Open-Loop Frequency Response



Figure 15.

Gain-Bandwidth Product vs. Supply Voltage at Different Temperature



Figure 16.

Large Signal Voltage Gain vs. Load



Figure 17.

Large Signal Voltage Gain vs. Load



Figure 18.

Input Voltage Noise vs. Frequency



Figure 19.

Input Voltage Noise vs. Frequency



Figure 20.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Unless otherwise noted, T_A = 25°C

Input Current Noise vs. Frequency



Figure 21.

Input Current Noise vs. Frequency



Figure 22.

Slew Rate vs. Supply Voltage



Figure 23.

Slew Rate vs. Input Voltage



Figure 24.

Large Signal Pulse Response
A_V = +1, V_S = ±15V



Figure 25.

Small Signal Pulse Response
A_V = +1, V_S = ±15V



Figure 26.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Unless otherwise noted, T_A = 25°C

Large Signal Pulse Response
A_V = +1, V_S = ±5V



Figure 27.

Small Signal Pulse Response
A_V = +1, V_S = ±5V



Figure 28.

Large Signal Pulse Response
A_V = +2, V_S = ±15V



Figure 29.

Small Signal Pulse Response
A_V = +2, V_S = ±15V



Figure 30.

Large Signal Pulse Response
A_V = +2, V_S = ±5V



Figure 31.

Small Signal Pulse Response
A_V = +2, V_S = ±5V



Figure 32.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Unless otherwise noted, T_A = 25°C

Large Signal Pulse Response
A_V = −1, V_S = ±15V



Figure 33.

Small Signal Pulse Response
A_V = −1, V_S = ±15V



Figure 34.

Large Signal Pulse Response
A_V = −1, V_S = ±5V



Figure 35.

Small Signal Pulse Response
A_V = −1, V_S = ±5V



Figure 36.

Closed Loop Frequency Response vs. Supply Voltage (A_V = +1)



Figure 37.

Closed Loop Frequency Response vs. Supply Voltage (A_V = +2)



Figure 38.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Unless otherwise noted, T_A = 25°C

Harmonic Distortion vs. Frequency (V_S = ±15V)



Figure 39.

Harmonic Distortion vs. Frequency (V_S = ±5V)



Figure 40.

Crosstalk Rejection vs. Frequency



Figure 41.

Maximum Power Dissipation vs. Ambient Temperature



Figure 42.

APPLICATION NOTES

LM6172 PERFORMANCE DISCUSSION

The LM6172 is a dual high-speed, low power, voltage feedback amplifier. It is unity-gain stable and offers outstanding performance with only 2.3mA of supply current per channel. The combination of 100MHz unity-gain bandwidth, 3000V/µs slew rate, 50mA per channel output current and other attractive features makes it easy to implement the LM6172 in various applications. Quiescent power of the LM6172 is 138mW operating at ±15V supply and 46mW at ±5V supply.

LM6172 CIRCUIT OPERATION

The class AB input stage in LM6172 is fully symmetrical and has a similar slewing characteristic to the current feedback amplifiers. In the LM6172 Simplified Schematic (Page 2), Q1 through Q4 form the equivalent of the current feedback input buffer, R_E the equivalent of the feedback resistor, and stage A buffers the inverting input. The triple-buffered output stage isolates the gain stage from the load to provide low output impedance.

LM6172 SLEW RATE CHARACTERISTIC

The slew rate of LM6172 is determined by the current available to charge and discharge an internal high impedance node capacitor. This current is the differential input voltage divided by the total degeneration resistor R_E. Therefore, the slew rate is proportional to the input voltage level, and the higher slew rates are achievable in the lower gain configurations.

When a very fast large signal pulse is applied to the input of an amplifier, some overshoot or undershoot occurs. By placing an external series resistor such as 1kΩ to the input of LM6172, the slew rate is reduced to help lower the overshoot, which reduces settling time.

REDUCING SETTLING TIME

The LM6172 has a very fast slew rate that causes overshoot and undershoot. To reduce settling time on LM6172, a 1kΩ resistor can be placed in series with the input signal to decrease slew rate. A feedback capacitor can also be used to reduce overshoot and undershoot. This feedback capacitor serves as a zero to increase the stability of the amplifier circuit. A 2pF feedback capacitor is recommended for initial evaluation. When the LM6172 is configured as a buffer, a feedback resistor of 1kΩ must be added in parallel to the feedback capacitor.

Another possible source of overshoot and undershoot comes from capacitive load at the output. Please see the section “ Driving Capacitive Loads” for more detail.

DRIVING CAPACITIVE LOADS

Amplifiers driving capacitive loads can oscillate or have ringing at the output. To eliminate oscillation or reduce ringing, an isolation resistor can be placed as shown in Figure 43. The combination of the isolation resistor and the load capacitor forms a pole to increase stability by adding more phase margin to the overall system. The desired performance depends upon the value of the isolation resistor; the bigger the isolation resistor, the more damped (slow) the pulse response becomes. For LM6172, a 50Ω isolation resistor is recommended for initial evaluation.



Figure 43. Isolation Resistor Used to Drive Capacitive Load



Figure 44. The LM6172 Driving a 510pF Load with a 30Ω Isolation Resistor



Figure 45. The LM6172 Driving a 220 pF Load with a 50Ω Isolation Resistor

LAYOUT CONSIDERATION

Printed Circuit Boards And High Speed Op Amps

There are many things to consider when designing PC boards for high speed op amps. Without proper caution, it is very easy to have excessive ringing, oscillation and other degraded AC performance in high speed circuits. As a rule, the signal traces should be short and wide to provide low inductance and low impedance paths. Any unused board space needs to be grounded to reduce stray signal pickup. Critical components should also be grounded at a common point to eliminate voltage drop. Sockets add capacitance to the board and can affect frequency performance. It is better to solder the amplifier directly into the PC board without using any socket.

Using Probes

Active (FET) probes are ideal for taking high frequency measurements because they have wide bandwidth, high input impedance and low input capacitance. However, the probe ground leads provide a long ground loop that will produce errors in measurement. Instead, the probes can be grounded directly by removing the ground leads and probe jackets and using scope probe jacks.

Components Selection And Feedback Resistor

It is important in high speed applications to keep all component leads short because wires are inductive at high frequency. For discrete components, choose carbon composition-type resistors and mica-type capacitors. Surface mount components are preferred over discrete components for minimum inductive effect.

Large values of feedback resistors can couple with parasitic capacitance and cause undesirable effects such as ringing or oscillation in high speed amplifiers. For LM6172, a feedback resistor less than 1kΩ gives optimal performance.

COMPENSATION FOR INPUT CAPACITANCE

The combination of an amplifier's input capacitance with the gain setting resistors adds a pole that can cause peaking or oscillation. To solve this problem, a feedback capacitor with a value

$$C_F > (R_G \times C_{IN})/R_F$$

can be used to cancel that pole. For LM6172, a feedback capacitor of 2pF is recommended. Figure 46 illustrates the compensation circuit.



Figure 46. Compensating for Input Capacitance

POWER SUPPLY BYPASSING

Bypassing the power supply is necessary to maintain low power supply impedance across frequency. Both positive and negative power supplies should be bypassed individually by placing 0.01µF ceramic capacitors directly to power supply pins and 2.2µF tantalum capacitors close to the power supply pins.



Figure 47. Power Supply Bypassing

TERMINATION

In high frequency applications, reflections occur if signals are not properly terminated. Figure 48 shows a properly terminated signal while Figure 49 shows an improperly terminated signal.



Figure 48. Properly Terminated Signal



Figure 49. Improperly Terminated Signal

To minimize reflection, coaxial cable with matching characteristic impedance to the signal source should be used. The other end of the cable should be terminated with the same value terminator or resistor. For the commonly used cables, RG59 has 75Ω characteristic impedance, and RG58 has 50Ω characteristic impedance.

POWER DISSIPATION

The maximum power allowed to dissipate in a device is defined as:

$$P_D = (T_{J(max)} - T_A)/\theta_{JA}$$

Where

- P_D is the power dissipation in a device
- $T_{J(max)}$ is the maximum junction temperature
- T_A is the ambient temperature
- θ_{JA} is the thermal resistance of a particular package

For example, for the LM6172 in a SOIC-16 package, the maximum power dissipation at 25°C ambient temperature is 1000mW.

Thermal resistance, θ_{JA}, depends on parameters such as die size, package size and package material. The smaller the die size and package, the higher θ_{JA} becomes. The 8-pin CDIP package has a lower thermal resistance (95°C/W) than that of 8-pin SOIC (160°C/W). Therefore, for higher dissipation capability, use an 8-pin CDIP package.

The total power dissipated in a device can be calculated as:

$$P_D = P_Q + P_L$$

- P_Q is the quiescent power dissipated in a device with no load connected at the output.
- P_L is the power dissipated in the device with a load connected at the output; it is not the power dissipated by

the load.

Furthermore,

- P_Q: = supply current x total supply voltage with no load
- P_L: = output current x (voltage difference between supply voltage and output voltage of the same supply)

For example, the total power dissipated by the LM6172 with V_S = ±15V and both channels swinging output voltage of 10V into 1kΩ is

P_D: $= P_Q + P_L$

: $= 2[(2.3mA)(30V)] + 2[(10mA)(15V - 10V)]$

: $= 138mW + 100mW$

: $= 238mW$

Application Circuits



Figure 50. I- to -V Converters



Figure 51. Differential Line Driver

REVISION HISTORY

Released	Revision	Section	Changes
12/08/2010	A	New Release, Corporate format	1 MDS data sheet converted into one Corp. data sheet format. MNLM6172AM-X-RH Rev 0A0 will be archived.
10/05/2011	B	Features, Ordering Information, Abs Max Ratings, Footnotes	Update Radiation, Add new ELDRS FREE die id, 'GW' NSID'S w/coresponding SMD numbers. Add 'GW' Theta JA & Theta JC along with weight.Add Note 15, Modify Note 14. LM6172QML Rev A will be archived.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9560401QPA	ACTIVE	CDIP	NAB	8	40	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	LM6172AMJQML 5962-95604 01QPA Q ACO 01QPA Q >T	Samples
5962-9560402QXA	ACTIVE	CFP	NAC	16	42	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	LM6172AMGW -QML Q 5962-95604 02QXA ACO 02QXA >T	Samples
5962F9560401V9A	ACTIVE	DIESALE	Y	0	39	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125		Samples
5962F9560401VPA	ACTIVE	CDIP	NAB	8	40	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	LM6172AMJFQV 5962F95604 01VPA Q ACO 01VPA Q >T	Samples
5962F9560402VXA	ACTIVE	CFP	NAC	16	42	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	LM6172AMGWF QMLV Q 5962F95604 02VXA ACO 02VXA >T	Samples
5962R9560403V9A	ACTIVE	DIESALE	Y	0	39	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125		Samples
5962R9560403VXA	ACTIVE	CFP	NAC	16	42	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	LM6172AMGW RLQMLV Q 5962R95604 03VXA ACO 03VXA >T	Samples
LM6172 MDR	ACTIVE	DIESALE	Y	0	39	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125		Samples
LM6172-MDE	ACTIVE	DIESALE	Y	0	39	RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125		Samples
LM6172AMGW-QML	ACTIVE	CFP	NAC	16	42	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	LM6172AMGW -QML Q 5962-95604 02QXA ACO 02QXA >T	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM6172AMGWFQMLV	ACTIVE	CFP	NAC	16	42	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	LM6172AMGWF QMLV Q 5962F95604 02VXA ACO 02VXA >T	Samples
LM6172AMGWRLQV	ACTIVE	CFP	NAC	16	42	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	LM6172AMGW RLQMLV Q 5962R95604 03VXA ACO 03VXA >T	Samples
LM6172AMJ-QML	ACTIVE	CDIP	NAB	8	40	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	LM6172AMJQML 5962-95604 01QPA Q ACO 01QPA Q >T	Samples
LM6172AMJFQMLV	ACTIVE	CDIP	NAB	8	40	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	LM6172AMJFQV 5962F95604 01VPA Q ACO 01VPA Q >T	Samples
LM6172NAB/EM	ACTIVE	CDIP	NAB	8	40	Non-RoHS & Green	Call TI	Level-1-NA-UNLIM	-55 to 125	LM6172NABEM EVAL ONLY ACO	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

OTHER QUALIFIED VERSIONS OF LM6172QML, LM6172QML-SP :

- Military : LM6172QML
- Space : LM6172QML-SP

NOTE: Qualified Version Definitions:

- Military - QML certified for Military and Defense Applications
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9560401QPA	NAB	CDIP	8	40	506.98	15.24	13440	NA
5962F9560401VPA	NAB	CDIP	8	40	506.98	15.24	13440	NA
LM6172AMJ-QML	NAB	CDIP	8	40	506.98	15.24	13440	NA
LM6172AMJFQMLV	NAB	CDIP	8	40	506.98	15.24	13440	NA
LM6172NAB/EM	NAB	CDIP	8	40	506.98	15.24	13440	NA

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
5962-9560402QXA	NAC	CFP	16	42	7 X 6	NA	101.6	101.6	8001	2.84	15.24	15.24
5962F9560402VXA	NAC	CFP	16	42	7 X 6	NA	101.6	101.6	8001	2.84	15.24	15.24
5962R9560403VXA	NAC	CFP	16	42	7 X 6	NA	101.6	101.6	8001	2.84	15.24	15.24
LM6172AMGW-QML	NAC	CFP	16	42	7 X 6	NA	101.6	101.6	8001	2.84	15.24	15.24
LM6172AMGWFQMLV	NAC	CFP	16	42	7 X 6	NA	101.6	101.6	8001	2.84	15.24	15.24
LM6172AMGWRLQV	NAC	CFP	16	42	7 X 6	NA	101.6	101.6	8001	2.84	15.24	15.24

NAB0008A


.400 MAX
[10.16]
8
5
.310 MAX
[7.87]
R.025
[0.64]
R.010 TYP
[0.25]
1
4
CONTROLLING DIMENSION IS INCH
VALUES IN [ ] ARE MILLIMETERS
8X .055±.010
[1.4±0.25]
.200 MAX TYP
[5.08]
.180 MAX
[4.57]
8X .125-.200
[3.18-5.08]
90° ±4°
TYP
.020-.060
[0.51-1.52]
TYP
8X .018±.003
[0.46±0.07]
.055 MAX TYP
[1.40]
6X .100±.010
[2.54±0.25]
.290-.320
[7.37-8.13]
GLASS SEALANT
95° ±5°
TYP
8X .010±.002
[0.25±0.05]
.310-.410
[7.87-10.41]
J08A (Rev M)



PACKAGE OUTLINE

NAC0016A

CFP - 2.33mm max height

CERAMIC FLATPACK



4215198/C 08/2022

NOTES:

1. Controlling dimension is Inch. Values in [ ] are milimeters. Dimensions in ( ) for reference only.
2. For solder thickness and composition, see the "Lead Finish Composition/Thickness" link in the packaging section of the Texas Instruments website
3. Lead 1 identification shall be:
   a) A notch or other mark within this area
   b) A tab on lead 1, either side
4. No JEDEC registration as of December 2021

EXAMPLE BOARD LAYOUT

NAC0016A

CFP - 2.33mm max height

CERAMIC FLATPACK



RECOMMENDED LAND PATTERN



4215198/C 08/2022

REVISIONS

REV	DESCRIPTION	E.C.N.	DATE	BY/APP'D
A	RELEASE TO DOCUMENT CONTROL	2197879	12/30/2021	TINA TRAN / ANIS FAUZI
B	NO CHANGE TO DRAWING; REVISION FOR YODA RELEASE;	2198832	02/15/2022	K. SINCERBOX
C	.387± .003 WAS .39000± .00012;	2200917	08/08/2022	D. CHIN / K. SINCERBOX

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265